# P3C1021 HIGH SPEED 64K x 16 (1 MEG) STATIC CMOS RAM

### **FEATURES**

- High Speed (Equal Access and Cycle Times) - 10/12/15/20 ns (Commercial) - 12/15/20 ns (Industrial)
- Low Power
- 325 mW (max.) Single 3.3V ± 0.3V Power Supply
- Easy Memory Expansion Using CE and OE Inputs
- Fully TTL Compatible Inputs and Outputs Advanced CMOS Technology
- Fast t<sub>oe</sub>
- Automatic Power Down when deselected
  - Packages -44-Pin SOJ, TSOP II

## DESCRIPTION


The P3C1021 is a 65,536 words by 16 bits high-speed CMOS static RAM. The CMOS memory requires no clocks or refreshing, and has equal access and cycle times. Inputs are fully TTL-compatible. The RAM operates from a single  $3.3V \pm 0.3V$  tolerance power supply.

Access times as fast as 10 nanoseconds permit greatly enhanced system operating speeds. CMOS is utilized to reduce power consumption to a low level. The P3C1021 is a member of a family of PACE RAM™ products offering fast access times.

The P3C1021 device provides asynchronous operation with matching access and cycle times. Memory locations are specified on address pins  $A_0$  to  $A_{15}$ . Reading is accomplished by device selection (ČE and output enabling  $(\overline{OE})$  while write enable  $(\overline{WE})$  remains HIGH. By presenting the address under these conditions, the data in the addressed memory location is presented on the data input/output pins. The input/output pins stay in the HIGH Z state when either CE or OE is HIGH or WE is LOW.

Package options for the P3C1021 include 44-pin SOJ and TSOP packages.

# FUNCTIONAL BLOCK DIAGRAM





Document # SRAM134 REV OR

44 🗖 A<sub>17</sub>

43 🗖 A<sub>16</sub>

42 A15

40

38 

41

39 🗆 BLE

37 1/O<sub>14</sub>

36 🗖 I/O<sub>13</sub>

35 🗖 I/O<sub>12</sub>

34 🗖 V<sub>SS</sub>

33 🗆 V<sub>CC</sub>

32 1/O<sub>11</sub>

31 I/O<sub>10</sub>

29 1/O<sub>8</sub>

28 L NC

26 🗖 A<sub>13</sub>

25 🗖 A<sub>12</sub>

23 🗖 NC

27 ⊐ A<sub>14</sub>

24 ⊐ A<sub>11</sub>

SOJ

TSOPII

□ I/O<sub>9</sub> 30

## PIN CONFIGURATION

A<sub>0</sub> ⊏  $A_1 \square$ 

 $A_3 \square$ 

I/O1 18

I/O<sub>2</sub> 🗖 9

I/O3 🗖 10

V<sub>cc</sub> 🗖 11

V<sub>SS</sub> 

12

I/O<sub>5</sub> 🗖 14

I/O<sub>6</sub> 

15

1/07 🗖 16

WE - 17

A<sub>6</sub> 🗖 19

A7 🗖 20

NC 22

A5 🖂 18

A<sub>8</sub> 21

 $A_2 \square 3$ 

### MAXIMUM RATINGS<sup>(1)</sup>

Symbol	Parameter	Value	Unit
V <sub>cc</sub>	Power Supply Pin with Respect to GND	-0.5 to +4.6	V
V <sub>term</sub>	Terminal Voltage with Respect to GND	–0.5 to V <sub>cc</sub> +0.5	V
T <sub>A</sub>	Operating Temperature	–55 to +125	°C

### RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade(2)	Ambient Temperature	GND	V <sub>cc</sub>
Industrial	–40°C to +85°C	0V	3.3V ± 0.3V
Commercial	0°C to +70°C	0V	3.3V ± 0.3V

Symbol	Parameter	Value	Unit
T <sub>BIAS</sub>	Temperature Under Bias	–55 to +125	°C
T <sub>STG</sub>	Storage Temperature	–65 to +150	°C
I <sub>out</sub>	DC Output Current	20	mA

### CAPACITANCES<sup>(4)</sup>

 $V_{cc}$  = 3.3V,  $T_{A}$  = 25°C, f = 1.0MHz

Symbol	Parameter	Conditions	Тур.	Unit
C <sub>IN</sub>	Input Capacitance	$V_{IN} = 0V$	8	pF
C <sub>OUT</sub>	Output Capacitance	$V_{OUT} = 0V$	8	pF

### DC ELECTRICAL CHARACTERISTICS

 $Over recommended operating temperature and supply voltage^{(2)}$ 

Symbol	Parameter	Test Conditions	P30	Unit	
			Min	Max	Unit
V <sub>IH</sub>	Input High Voltage		2.0	V <sub>cc</sub> +0.3	V
V <sub>IL</sub>	Input Low Voltage		-0.3(3)	0.8	V
V <sub>oL</sub>	Output Low Voltage (TTL Load)	I <sub>oL</sub> = +8 mA, V <sub>cc</sub> = Min.		0.4	V
V <sub>OH</sub>	Output High Voltage (TTL Load)	$I_{OH} = -4 \text{ mA}, V_{CC} = \text{Min}.$	2.4		V
I <sub>U</sub>	Input Leakage Current	$V_{cc}$ = Max. $V_{IN}$ = GND to $V_{cc}$	-1	+1	μA
I <sub>LO</sub>	Output Leakage Current	$V_{cc}$ = Max., $\overline{CE}$ = V <sub>IH</sub> , $V_{out}$ = GND to V <sub>cc</sub>	-1	+1	μA
I <sub>sb</sub>	Standby Power Supply Current (TTL Input Levels)	$\label{eq:cell} \begin{split} \overline{CE} &\geq V_{IH} \\ V_{CC} &= Max, \\ f &= Max., \mbox{ Outputs Open} \\ V_{IN} &\geq V_{IH} \mbox{ or } V_{IN} &\leq V_{IL} \end{split}$		15	mA
I <sub>SB1</sub>	Standby Power Supply Current (CMOS Input Levels)	$\label{eq:cell} \begin{split} \overline{CE} &\geq V_{cc} \text{ - } 0.2V \\ V_{cc} \text{ = } Max, \\ f = 0, Outputs Open \\ V_{IN} &\geq V_{cc} \text{ - } 0.3V  or \\ V_{IN} &\leq 0.3V \end{split}$		5	mA

### POWER DISSIPATION CHARACTERISTICS VS. SPEED

Symbol	Parameter	Temperature Range	-10	-12	-15	-20	Unit
1	Dynamic Operating Current*	Commercial	90	85	80	75	mA
'cc	Bynamic operating current	Industrial	N/A	95	90	85	mA
*)/ _ 2.0	V Tested with systemate areas f		0) (				,


\* $V_{cc}$  = 3.6V. Tested with outputs open. f = Max. Switching inputs are 0V and 3V.  $\overline{CE} = V_{\mu}$ ,  $\overline{OE} = V_{\mu}$ .

### AC ELECTRICAL CHARACTERISTICS—READ CYCLE


 $(V_{_{CC}}$  = 3.3V  $\pm$  0.3V, All Temperature Ranges)  $^{\!\scriptscriptstyle (2)}$ 

Sym.	Parameter	Parameter -10		-	-12		15	-20		Unit
oynn.		Min	Max	Min	Мах	Min	Max	Min	Max	Onic
t <sub>RC</sub>	Read Cycle Time	10		12		15		20		ns
t <sub>AA</sub>	Address Access Time		10		12		15		20	ns
t <sub>AC</sub>	Chip Enable Access Time		10		12		15		20	ns
t <sub>он</sub>	Output Hold from Address Change	3		3		3		3		ns
t <sub>LZ</sub>	Chip Enable to Output in Low Z	3		3		3		3		ns
t <sub>HZ</sub>	Chip Disable to Output in High Z		5		6		7		8	ns
t <sub>oe</sub>	Output Enable Low to Data Valid		5		6		7		8	ns
t <sub>olz</sub>	Output Enable Low to Low Z	0		0		0		0		ns
t <sub>onz</sub>	Output Enable High to High Z		5		6		7		8	ns
t <sub>PU</sub>	Chip Enable to Power Up Time	0		0		0		0		ns
t <sub>PD</sub>	Chip Disable to Power Down Time		10		12		15		20	ns
t <sub>BE</sub>	Byte Enable to Data Valid		5		6		7		8	ns
t <sub>LZBE</sub>	Byte Enable to Low Z	0		0		0		0		ns
t <sub>HZBE</sub>	Byte Disable to High Z		5		6		7		8	ns

### **TIMING WAVEFORM OF READ CYCLE NO. 1**



### TIMING WAVEFORM OF READ CYCLE NO. 2 (OE CONTROLLED)<sup>(5,6)</sup>



#### Notes:


- Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to MAXIMUM rating conditions for extended periods may affect reliability.
- 2. Extended temperature operation guaranteed with 400 linear feet per minute of air flow.
- 3. Transient inputs with V<sub>IL</sub> not more negative than –2.0V and V<sub>IH</sub>  $\leq$  V<sub>CC</sub> + 0.5V, are permissible for pulse widths up to 20 ns.
- 4. This parameter is sampled and not 100% tested.
- 5. WE is HIGH for READ cycle.
- 6.  $\overline{CE}$  is LOW and  $\overline{OE}$  is LOW for READ cycle.
- 7. ADDRESS must be valid prior to, or coincident with CE transition LOW.
- Transition is measured ± 200 mV from steady state voltage prior to change, with loading as specified in Figure 1. This parameter is sampled and not 100% tested.
- 9. Read Cycle Time is measured from the last valid address to the first transitioning address.

### AC CHARACTERISTICS—WRITE CYCLE

(V<sub>cc</sub> = 3.3V ± 0.3V, All Temperature Ranges)<sup>(2)</sup>


S	Paramotor	-1	0	-	-12	-15		-20		Unit
Sym.	vm. Parameter		Мах	Min	Мах	Min	Мах	Min	Мах	
t <sub>wc</sub>	Write Cycle Time	10		12		15		20		ns
t <sub>cw</sub>	Chip Enable Time to End of Write	8		9		10		12		ns
t <sub>AW</sub>	Address Valid to End of Write	8		9		10		12		ns
t <sub>AS</sub>	Address Set-up Time to Write Start	0		0		0		0		ns
t <sub>wP</sub>	Write Pulse Width	7		8		10		12		ns
t <sub>AH</sub>	Address Hold Time	0		0		0		0		ns
t <sub>DW</sub>	Data Valid to End of Write	5		6		8		10		ns
t <sub>DH</sub>	Data Hold Time	0		0		0		0		ns
t <sub>wz</sub>	Write Enable to Output in High Z		5		6		7		8	ns
t <sub>LZWE</sub>	WE High to Low Z	3		3		3		3		ns
t <sub>BW</sub>	Byte Enable to End of Write	7		8		9		10		ns

## TIMING WAVEFORM OF WRITE CYCLE NO. 1 (CE CONTROLLED)






# TIMING WAVEFORM OF WRITE CYCLE NO. 2 (BLE OR BHE CONTROLLED)




TIMING WAVEFORM OF WRITE CYCLE NO. 3 (WE CONTROLLED, OE LOW)



### AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise and Fall Times	3ns
Input Timing Reference Level	1.5V
Output Timing Reference Level	1.5V
Output Load	See Figures 1 and 2






Figure 1. Output Load

Figure 2. Thevenin Equivalent

\* including scope and test fixture.

### Note:

Because of the ultra-high speed of the P3C1021, care must be taken when testing this device; an inadequate setup can cause a normal functioning part to be rejected as faulty. Long high-inductance leads that cause supply bounce must be avoided by bringing the V<sub>cc</sub> and ground planes directly up to the contactor fingers. A 0.01  $\mu F$  high frequency capacitor is also required between V<sub>cc</sub> and ground. To avoid


signal reflections, proper termination must be used; for example, a 50 $\Omega$  test environment should be terminated into a 50 $\Omega$  load with 1.73V (Thevenin Voltage) at the comparator input, and a 116 $\Omega$  resistor must be used in series with  $D_{\text{out}}$  to match 166 $\Omega$  (Thevenin Resistance).

### TRUTH TABLE

Mode	CE	ŌĒ	WE	BLE	BHE	I/O <sub>0</sub> - I/O <sub>7</sub>	1/0 <sub>8</sub> - 1/0 <sub>15</sub>	Power
Power-down	Н	Х	Х	Х	Х	High Z	High Z	Standby
Read All Bits	L	L	Н	L	L	D <sub>OUT</sub>	D <sub>OUT</sub>	Active
Read Lower Bits Only	L	L	н	L	Н	D <sub>OUT</sub>	High Z	Active
Read Upper Bits Only	L	L	Н	Н	L	High Z	D <sub>OUT</sub>	Active
Write All Bits	L	Х	L	L	L	D <sub>IN</sub>	D <sub>IN</sub>	Active
Write Lower Bits Only	L	Х	L	L	Н	D <sub>IN</sub>	High Z	Active
Write Upper Bits Only	L	Х	L	Н	L	High Z	D <sub>IN</sub>	Active
Selected, Outputs Disabled	L	Н	Н	Х	Х	High Z	High Z	Active





### **ORDERING INFORMATION**




Pkg #	J8				
# Pins	44 (40	00 mil)			
Symbol	Min	Max			
А	0.128	0.148			
A1	0.082	-			
b	0.013	0.023			
С	0.007	0.013			
D	1.120	1.130			
е	0.050	BSC			
E	0.435	0.445			
E1	0.395	0.405			
E2	0.370	BSC			
Q	0.025	-			

### SOJ SMALL OUTLINE IC PACKAGE








Pkg #	T2				
# Pins	4	4			
Symbol	Min	Max			
А	0.039	0.047			
A <sub>2</sub>	0.033	0.045			
b	0.012	0.016			
D	0.396	0.404			
E	0.721	0.729			
е	0.031	5 BSC			
H <sub>D</sub>	0.462	0.470			


### **TSOP II THIN SMALL OUTLINE PACKAGE**



### <u>NOTE:</u>

A<sub>2</sub>

Orientation ID is either next to Pin 1 (midway along row of pins) or in corner on side of package containing Pin 1.





### REVISIONS

DOCUMENT NUMBER: DOCUMENT TITLE:		SRAM13 P3C1021	4 HIGH SPEED 64K x 16 (1 MEG) STATIC CMOS RAM
REV.	ISSUE DATE	ORIG. OF CHANGE	DESCRIPTION OF CHANGE
OR	Apr-07	JDB	New Data Sheet